Surface Defect Inspection System for VLSI Wafer
نویسندگان
چکیده
منابع مشابه
Deposition uniformity inspection in IC wafer surface
This paper focuses on the task of automatic visual inspection of color uniformity on the surface of integrated circuits (IC) wafers arising from the layering process. The oxide thickness uniformity within a given wafer with a desired target thickness is of great importance for modern semiconductor circuits with small oxide thickness. The non-uniform chemical vapor deposition (CVD) on a wafer su...
متن کاملNew DUV Optical Wafer Inspection System
OVERVIEW: In the midst of the rapid acceleration in the advancement of technology nodes, there is a demand for improved performance of waferinspection systems, namely, greater sensitivity as device size moves toward higher integration and density, newer materials such as ArF resist, Cu wiring and low-k films, and higher throughput with 300-mm-diameter wafers. In response to these demands, Hitac...
متن کاملAutomatic Inspection System for Cmos Camera Defect
This paper presents a development of automatic complementary metal-oxidesemiconductor (CMOS) camera inspection system to examine defects. The image capture board based on embedded linux using system-on-a-chip (SoC) and a complex programmable logic device (CPLD) is developed to capture CMOS sensor data. The captured sensor data is transferred to the host computer through TCP/IP socket communicat...
متن کاملDUV Optical Wafer Inspection System for 65-nm Technology Node
OVERVIEW: The trend of miniaturization in advanced semiconductor devices is accelerating. Against this background, the performance required of a wafer inspection system extends beyond simply greater sensitivity to include accommodating new materials such as ArF photoresist, Cu wiring, and low-k materials as well as higher throughput for 300-mm wafer production lines. With the aim of developing ...
متن کاملWafer-Scale VLSI Testing
1 Introduction In the manufacturing of VLSI integrated circuits (ICs), it would be desirable that the ICs undergo an accurate test directly on the wafer, before they are cut and packaged. This would save the cost of bounding and packaging the faulty ICs, which may be a relatively large fraction. However, accurate testing on the wafer can hardly be supported by the consolidated technology of tes...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of the Institute of Television Engineers of Japan
سال: 1982
ISSN: 0386-6831,1884-9652
DOI: 10.3169/itej1978.36.38